Attorney's D

Page : 8

<u>REMARKS</u>

Claims 1-26 are pending in this application with claims 1, 11, 14, 19, and 23 being independent. Claims 4 and 5 have been amended to place the application in better condition for initial examination. No new matter has been added.

Attached is a marked-up version of the changes being made by the current amendment. The attached page is captioned <u>"Version with markings to show changes made."</u>

The examiner is invited to contact the undersigned with any questions at the number set forth below. Please apply any charges or credits to Deposit Account No. 06-1050.

Respectfully submitted,

: 12732-026001 / US4850

Date: April 17, 2001

William D. Hare Reg. No. 44,739

Fish & Richardson P.C. 601 Thirteenth Street, NW Washington, DC 20005 Telephone: (202) 783-5070

Facsimile: (202) 783-2331

40052654.doc

1

Applicant: Jun KOYAMA et Serial No.: Not yet assigned Filed : April 17, 2001

Page



Version with markings to show changes made

In the specification:

The paragraph beginning at page 26, line 16 has been amended as follows:

Specifications of the FPC input terminals used in this embodiment are shown in Table 1. Note that the "terminal Nos." in Table 1 correspond to the numbers (1 to 100) above the FPC input portions (1) 904a and the FPC input portions (2) 904b in Fig. 9.

[[Table 1]]

14	nominal of transinal	Veltage (mags) [V]	remarks (name of signal etc.)
1	EL CATH	A /0.0-0.00/0	and (duranty turning)
2	EL ANOD		El driving direct current namer masty (spective terminal)
3	SLATE	0.0/0.0	El driving dreet parrent person maste (negative terminal)
4	SLAT	0.0/1.0	letch inversion signal of source driver pirouit
5	VD 16	0.0/9.0	latch signal of source driver circuit digital video signal 16
•	VD 15	0.0/0.0	digital video sumel 15
,	VD 14	0.0/1.0	digital video signal 14
	VD 13	9.0/9.0	
-	VD 12	0.0/1.0	digital video signal 12
10	VD 11	0.0/1.0	digital video signal 11
11	~ VD 10	0.0/9.0	digital video signal 10
12	VD.09	0.0/9.0	distal video serial 9
13	VD 08	0.0/9.0	dictal video signel 8
14	VD_07	0.0/9.0	digital video signel ?
15	VD.06	0.0/1.0	digital video signal 8
16	VD_06	0.0/1.0	distal video signal 5
17	VD.04	0.0/0.0	distal video sumel 4
18	VD_03	0.0/9.0	distal video signel 3
19	VO.02	0.0/1.0	digital video signel 2
20	VO 01	0.0/0.0	digital video sensi 1
21	S CAID	0	
22	5.VD0		negative power supply of source driver circuit
21	SLEFT	0.0 or 0.0	positive power supply of source driver prount
_	٠.ـــ ٠		switching of scanning direction of squirce driver circuit (0.0: source
24	5.5P	0.0/1.0	to the right, \$.0: scanning to the left)
25	S CKO	0.0/1.0	start pulse of source driver prount
28	3.CK	0.0/1.0	inverted clock series of source driver circuit
27	VD 01	0.0/1.0	clock signal of source driver circust
20	VD 02	0.0/1.0	diatal video simel 1
20	VD 03	0.0/0.0	distrit video parvel 2
30	VD.04	0.0/9.0	distal video serial 3
31	VD 06	0.0/0.0	digital video sumei 4
32	VD.06		diatal video sumei 5
33	VD 07	0.0/1.0	digital video signel 8
34	VD 00	0.0/0.0	digital video primel ?
35	VD 00	0.0/1.0	distal video siznel 8
		0.0/1.0	digital video signel 8
36 37	VD 10	0.0/1.0	diatel video sumel 10
		0.0/0.0	digital video signel 11
-39	VD 12	0.0/0.0	digital video signel 12
39	VQ.13	0.0/1.0	distrit video sisnel 13
41	VD 14	0.0/0.0	distrit video aignel 14
	V0.15	0.0/0.0	distal video signal 15
42	V0.10	0.0/1.0	distral video signal 16
-24	G GND	0	negative power supply of gate driver circuit
45	g v00	10	positive power supply of sate driver circuit
43	G.UP	0.0 or 10.0 ·	switching of scanning direction of gate driver circuit (0.0: scenning
		20 4004	the rest. 9.0: seasoning to the left)
4	0.00	00/100	inverted cleak serial of sate diver sireals
47	0.00	0.0/10.0	cleak sized of sate driver securit
49	0.89	00/100	start sides of siste driver siresit.
4	FL ANOD		El. drome drock merrett never mante (assitive terminal)
_50	P. CATH	4 (0.0~9.0)/9	EL driving drack purrent power pupely (negative terminal)
i.			ped (dummy terminal)

Serial No.: Not yet assigned Filed: April 17, 2001

Page : 10

The paragraph beginning at page 27, line 10 has been amended as follows:

Table 2 shows the size of TFTs included in the shift register, the NAND circuits, and the buffers which constitute the gate driver circuits of this embodiment. The shift register, the NAND circuits, and the buffers use p-channel TFTs and n-channel TFTs, and both of them are shown in Table 2. The symbols in Table 2 correspond to reference symbols of Fig. 11. $L[\mu m]$ in Table 2 represents the channel length of the TFT whereas $W[\mu m]$ represents the channel width of the TFT.

[[Table 2]]

Pch-IFT	L[µm]	W[μm]	Nch-TFT	L[μ m]	Lov [µm]	W[µm]
g_chsw_a	4.5	20	g chsw a	5	0.5	10
g sftr b	4.5	16	g sftr b	5	0.5	10
g sftr c	4.5	40	g sftr c	5	0.5	20
g sftr d	4.5	10	g_sftr_d	5	0.5	
g nand e	4.5	22	g nand e	5	0.5	22
g_buff_f	4.5	50	g_buff_f	5	0.5	25

M M

The paragraph beginning at page 28, line 18, has been amended as follows:

Table 3 shows the size of TFTs included in the shift register, the NAND circuits, and the buffers which constitute the source driver circuit of this embodiment. The shift register, the NAND circuits, and the buffers use p-channel TFTs and n-channel TFTs, and both of them are shown in Table 3. The symbols in Table 3 correspond to the reference symbols of Fig. 12. $L[\mu m]$ in Table 3 represents the channel length of the TFT whereas W[μm] represents the channel width of the TFT. The channel length of the n-channel TFT includes an LOV region.

[[Table 3]]

Pch-TFT	L[<i>μ</i> m]	W[µm]	Nch-TFT	L μ m	Lov[µm]	W(µm)
s_chsw_a	4.5	60	s chsw a	5	0.5	40
s_sftr_b-	4.5	50	s sftr b	5	0.5 -	25
s_sftr_c	4.5	100	s_sftr_c	5	0.5	50
s_sftr_d	4.5	30	s_sftr_d	5	0.5 -	15
s_nand_e	4.5	50	s_nand_e	5	0.5	50
s_buf1_f	4.5	100	s_buf1_f	5	0.5	50
s buf1_g	4.5	100	s_buf1_g	5	0.5	50
s_buf1_h	4.5	300	s_buf1_h	5	0.5	150
s_buf1_i	4.5	400	s buf1 i	5	0.5	200
s lat1_i	4.5	16	s lat1 j	5	0.5	8
s iat 1 k	4.5	16	s lat1 k	5	0.5	8
s_lat1_m	- 4.5	4	s lat1 m	5	0.5	2
s_buf2_n	4.5	30	s_buf2_n	5	0.5	15
s iat2 p	4.5	16	s_lat2_p	5	0.5	8
s_lat2_r	4.5	16	s lat2 r	5	0.5	8
s lat2 s	4.5	4	s_lat2_s	5	0.5	2
s_buf3_t	4.5	30	s_buf3_t	5	0.5	15

DOBJEET DULTEL

Applicant: Jun KOYAMA
Serial No.: Not yet assigned
Filed: April 17, 2001

Page : 12

Attorney's Dock b.: 12732-026001 / US4850

The paragraph beginning at page 28, line 23 and continuing to page 29, line 3 has been amended as follows:

Specifications of the display panel according to this embodiment are shown in Table 4.

[[Table 4]]

size of screen	diagonal 4.0 inches	
number of pixels	640×480	
interval of pixels	126 µ m	
grey scales	64 (6bit)	
aperture ratio	60%	
operating clock frequency of source driver circuit	12. 5MHz	
operating clock frequency of gate driver circuit	252kHz	
voltage of driver circuit	12V	
voltage of display region	6V	
duty ratio	61.5%	
color	monochrome	

Applicant: Jun KOYAMA e Serial No.: Not yet assigned : April 17, 2001

Filed Page

: 13

The paragraph beginning at page 58, line 20, has been amended as follows:

The molecular formula of the EL material (coumarin pigment) reported in the above article is shown below.

[[Chemical formula 1]]

The paragraph beginning at page 58, line 24, has been amended as follows:

The molecular formula of the EL material (Pt complex) reported in the above article is shown below.

[[Chemical formula 2]]


Serial No.: Not yet assigned Filed April 17, 2001

Page

The paragraph beginning at page 59, line 12, has been amended as follows:

The molecular formula of the EL material (lr complex) reported in the above article is shown below.

[[Chemical formula 3]]



In the claims:

- 4. (Amended) A self-luminous device according to [claim1] claim 1, wherein the source region and the separate semiconductor film are electrically connected to their respective power supply lines.
- 5. (Amended) A self-luminous device according to [claim1] claim 1, wherein the separate semiconductor film has a region that overlaps with the gate electrode with the gate insulating film sandwiched therebetween, and the region overlapping with the gate electrode takes up 60% or more of the separate semiconductor film.